Veripool

12/23/2011

02:00 pm Verilog-Perl Issue #426 (Feature): Add ability to not process some `ifdefs

Hi:
I'm trying to write a tool that will pre-process a verilog file, but leave a particular set of ifdefs in the f...