[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  Schedule::Load
  SVN::S4
  Synopsys-modes
  SystemPerl
  Verilog-Pli
  Voneline
  Vregs
General Info
  Papers

Dimitris Nalbantis

  • Email: Must_Login
  • Registered on: 04/06/2009
  • Last connection: 04/24/2009

Activity

Reported issues: 2

04/24/2009

01:59 pm Verilator Issue #79: Segmentation fault at V3LinkLevel::wrapTop ()
To be more exact I had module A_top which was instantiating module A (which in turn instantiated B, C, and D) and I w...
01:53 pm Verilator Issue #79: Segmentation fault at V3LinkLevel::wrapTop ()
I can see the error message when the top-module specification is missing all-together. I did specify a top-module and...
08:25 am Verilator Issue #79: Segmentation fault at V3LinkLevel::wrapTop ()
The problem was indeed in the wrapper schematic. I was not specifying the top-module correctly:) Now it's fine.
07:46 am Verilator Issue #79: Segmentation fault at V3LinkLevel::wrapTop ()
I guess the clue must be that the module itself can be verilated but the instance of that module in the higher level ...

04/23/2009

02:05 pm Verilator Issue #79: Segmentation fault at V3LinkLevel::wrapTop ()
Thanks. That worked. Here is the backtrace:
Program received signal SIGSEGV, Segmentation fault.
0x0000000000414...
10:40 am Verilator Issue #79: Segmentation fault at V3LinkLevel::wrapTop ()
Before I received your latest email I downloaded the git version but while making the installation I came across the ...
08:11 am Verilator Issue #79: Segmentation fault at V3LinkLevel::wrapTop ()
To solve bug76 I couldn't download the git version behind our secure network so you send me some mods to do to the so...

04/22/2009

11:36 pm Verilator Issue #79 (Closed): Segmentation fault at V3LinkLevel::wrapTop ()
I have a hierarchical Verilog module which I can translate to C++ using Verilator but when I instantiate this module ...
04:27 pm Verilator Usage: Best way to debug a segmentation fault in Verilator?
I am building a model bottom up using Verilator. The main block is composed
of 3 main subblocks connected together w...

04/21/2009

08:42 am Verilator Usage: RE: Packaging and distributing Verilator generated source files for compile and reuse in a...
That worked fine. Thanks.

Also available in: Atom