Verilator Manual [text] - Install Verilator and see "verilator --help"
High Performance SoC Modeling with Verilator - A Tutorial for Cycle Accurate SystemC Model Creation and Optimization using Verilator. By Jeremy Bennett of Embecosm. Includes tips on optimizing performance and removing compile warnings.
Verilator: Open Simulation - Growing Up [pdf] - Recent changes in Verilator and contributing back. Presented by Wilson Snyder <firstname.lastname@example.org> to 2013 DVClub Bristol.
Verilator: Fast, Free, but for Me? [pdf] - Presentation on open sourced simulator advantages, downsides. Introduction and tips on using Verilator, and other Veripool tools. Presented by Wilson Snyder <email@example.com> to 2010 DVClub Bristol.
Verilator SystemC Environment Slides [pdf] - A paper on using Verilator inside a SystemC environment presented by Wilson Snyder <firstname.lastname@example.org> to the 2004 North American SystemC User's Group part of the Design Automation Conference.
Verilator Internals Slides [pdf] - A presentation on history, usage, and some internals of Verilator presented by Wilson Snyder <email@example.com> to Philips Semiconductors in July 2005.
Verilator's Wikipedia entry - See paper references at of the article.
Atmel and the use of Verilator to create uC Device Models - Dag Braend, Roland Kruse, Jie Xu, and Jan Egil Ruund all of Atmel present on their use of Verilator.
Developing Silicon IP with Open Source Tools - Paper on economies of using Verilator and CovVise by Arthur Low.
vmodel - Tool to simulate Verilated Verilog modules inside MATLAB simulations.