Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

InterfaceForLoopTest.cpp

Junyi Xie, 04/12/2019 06:49 PM

Download (530 Bytes)

 
1
#include "verilated.h"
2
#include <verilated_vcd_c.h>
3
#include "Vinterface_for_loop_tb.h"
4
#include <iostream>
5
#include <math.h>
6

    
7
Vinterface_for_loop_tb* top;
8
VerilatedVcdC vcd;
9

    
10
vluint64_t main_time = 0;
11

    
12
double sc_time_stamp () {
13
    return main_time;
14
}
15

    
16
int main(int argc, char **argv, char **env)
17
{
18
    Verilated::commandArgs(argc, argv);
19
    Verilated::traceEverOn(true);
20
    top = new Vinterface_for_loop_tb;
21
    top->trace(&vcd, 99);
22
    vcd.open("dump.vcd");
23

    
24
    top->final();
25
    vcd.close();
26
    delete top;
27
    exit(0);
28
}