Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

make_simulator.sh

Krzysztof Marcinek, 09/21/2015 04:42 PM

Download (147 Bytes)

 
1
rm -r obj_dir
2
verilator --cc -f verilator_files.list -f verilator_args.list --exe sim_test.cpp
3
cd obj_dir
4
make OPT_FAST="-O2" -j -f Vtest.mk Vtest