Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Forums » Usage »

any chance of gettting deassign working?

Added by Kurt Peters over 6 years ago

This a description of deassign, which, in theory is synthesizable. It would help compile Xilinx libraries. http://www.asic-world.com/verilog/vbehave1.html

It seems it might be easy to do something with that.


Replies (3)

RE: any chance of gettting deassign working? - Added by Wilson Snyder over 6 years ago

Deassign isn't synthesizable, you're looking at a library cell that isn't synthesized. Furthermore it's pretty much never used even in behavioral code; Xilinx should have known better. BTW the usage of 'assign' in a non-continuous mode isn't supported either.

For now you need to write a more sanely modeled version of their memories etc and substitute it in. As long as it is a rewrite and no Xilinx IP is disclosed it would be good to contribute this back so the community could maintain it and have a good substitution story.

RE: any chance of gettting deassign working? - Added by Slava B 4 months ago

Any news related to the substitution story mentioned by Wilson? I cannot verilate a project due to usage of deassign in the vendor library.

Regards, Slava

RE: any chance of gettting deassign working? - Added by Wilson Snyder 4 months ago

There wasn't a suggested change to Verilator, the assumption is the user (you) will make a substitute module. Sorry.

    (1-3/3)