Project

General

Profile

[logo] 
 
Home
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

New User : extracting AST

Added by Ahmed Hachani over 2 years ago

Hello,

I am a new user of Verilator, I am looking on how to extract the AST of a verilog design using Verilator. Any hints will be appreciated.

Thanks


Replies (2)

RE: New User : extracting AST - Added by Wilson Snyder over 2 years ago

Use --xml, then use an XML parser to read the resulting file, and you'll have the AST tree. You'll need to read some comments in V3Ast.h and V3AstNodes.h, and try some examples to see what the fields mean, as the XML output isn't well documented since those using an AST are fairly sophisticated.

RE: New User : extracting AST - Added by Ahmed Hachani over 2 years ago

Thank you , the command --xml-only did the job

    (1-2/2)