Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

error using verilatedvcdsc

Added by divyakumar shah about 1 year ago

i am putting forward an error which i am facing

../sc_main.cpp: In function ‘int sc_main(int, char**)’: ../sc_main.cpp:34:27: error: invalid new-expression of abstract class type ‘VerilatedVcdSc’ VerilatedVcdSc* tfp = new VerilatedVcdSc; ^~~~~~~~~~ In file included from ../sc_main.cpp:3:0: /usr/share/verilator/include/verilated_vcd_sc.h:38:7: note: because the following virtual functions are pure within ‘VerilatedVcdSc’: class VerilatedVcdSc ^~~~~~~~~~ In file included from /usr/local/systemc-2.3/include/sysc/communication/sc_signal.h:40:0, from /usr/local/systemc-2.3/include/sysc/communication/sc_buffer.h:34, from /usr/local/systemc-2.3/include/systemc:79, from /usr/local/systemc-2.3/include/systemc.h:219, from ../sc_main.cpp:1: /usr/local/systemc-2.3/include/sysc/tracing/sc_trace.h:97:18: note: virtual void sc_core::sc_trace_file::trace(const sc_core::sc_event&, const string&) virtual void trace( const tp& object, \ ^ /usr/local/systemc-2.3/include/sysc/tracing/sc_trace.h:106:5: note: in expansion of macro ‘DECL_TRACE_METHOD_A’ DECL_TRACE_METHOD_A( sc_event ) ^~~~~~~~~~~~~~~ /usr/local/systemc-2.3/include/sysc/tracing/sc_trace.h:97:18: note: virtual void sc_core::sc_trace_file::trace(const sc_core::sc_time&, const string&) virtual void trace( const tp& object, \ ^ /usr/local/systemc-2.3/include/sysc/tracing/sc_trace.h:107:5: note: in expansion of macro ‘DECL_TRACE_METHOD_A’ DECL_TRACE_METHOD_A( sc_time ) ^~~~~~~~~~~~~~~ Vleft.mk:59: recipe for target 'sc_main.o' failed make: *** [sc_main.o] Error 1 make: Leaving directory '/home/divya/divya/verilog/leftv/obj_dir'

SystemC 2.3.3-Accellera --- Feb 26 2019 21:53:20 Copyright (c) 1996-2018 by all Contributors, ALL RIGHTS RESERVED

Warning: (W506) illegal characters: top verilog substituted by top_verilog In file: ../../../src/sysc/kernel/sc_object.cpp:247

out=0 out=0 out=1 out=2 out=4 out=9 out=19 out=39 out=79