Project

General

Profile

[logo] 
 
Home
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Error: verilator threw signal 2

Added by Yifei He about 1 year ago

I ran into this error when I'm running RTL simulation of SiFive Coreip Evaluation Dev Kit. How to solve this ??


Replies (1)

RE: Error: verilator threw signal 2 - Added by Wilson Snyder about 1 year ago

What was all of the output?

    (1-1/1)