Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Single-bit signals represented as VL_SIG8

Added by Slava B 12 days ago

Hi,

I was curious why single-bit signals are represented in verilated SystemC code as:

VL_SIG8(signal_name, 0,0)

Such a representation is confusing when showed in waveform viewers.

Thanks, slava


Replies (1)

RE: Single-bit signals represented as VL_SIG8 - Added by Wilson Snyder 12 days ago

It's because that is an order of magnitude faster. See the Verilator manual for options on representing SC signals.

    (1-1/1)