Project

General

Profile

[logo] 
 
Home
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

AST XML generated file: sensitivity's trigger missing

Added by Alexis G over 2 years ago

Hi all,

I generated the AST but there is no information about the trigger of the sensitivity signal. (no posedge/negedge)

      <always fl="d48">
        <sentree fl="d48">
          <senitem fl="d48">
            <varref fl="d48" name="i_clk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin fl="d48">
always @ (posedge i_clk) begin

I might open an issue and solve it if it's not the right behavior.

Thank you,


Replies (1)

RE: AST XML generated file: sensitivity's trigger missing - Added by Wilson Snyder over 2 years ago

Fixed in git. There is a lot of information that isn't in the XML, please take a look at the LAST patch (git show b40b152) as you may need to similarly make patches to improve other node XML outputs.

    (1-1/1)