Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issue #1022

commit bf5dee955d8555b0e0b25 leads to miscompiled design

Added by Duraid Madina about 1 year ago. Updated 12 months ago.

Status:
Closed
Priority:
Normal
Assignee:
Category:
TranslationError
% Done:

0%


Description

Commit bf5dee955d8555b0e0b25 ("Fix real parameters causing bad modules names, bug 992") causes Verilator to miscompile a production design I have. The culprit seems to be the presence of:

constp->num().isNegative()

around src/V3Param.cpp:475

at least in the sense that removing the above expression resolves the issue.

History

#1 Updated by Wilson Snyder about 1 year ago

  • Status changed from New to Resolved

I do not understand how changing the module name would make your design have problems, and suspect this is just paper-overing another issue. If you find it later, please file another issue on that.

However I agree isNegative isn't needed in this code. That's fixed in git towards 3.882.

#2 Updated by Wilson Snyder 12 months ago

  • Status changed from Resolved to Closed

In 3.882.

Also available in: Atom