Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issue #1028

Core dump due to gate dedup graph recursion

Added by Jonathan Kimmitt almost 2 years ago. Updated over 1 year ago.

Status:
Closed
Priority:
Normal
Assignee:
Category:
TranslationError
% Done:

0%


Description

Executing

verilator --trace -cc combined_main.v --exe sim_main.cpp

%Error: Verilator internal fault, sorry. Consider trying --debug --gdbbt %Error: Command Failed /usr/local/bin/verilator_bin --trace -cc combined_main.v --exe sim_main.cpp

Running gplcver on the same code does not appear to complain.

internal_fault.tar.bz2 - Unpack and run Makefile in the newly extracted dir (990 KB) Jonathan Kimmitt, 01/27/2016 03:42 PM

History

#1 Updated by Wilson Snyder almost 2 years ago

A quick look shows the duplicate logic eliminator is blowing up the stack, something to do with all of the functions in your program. Needs more analysis.

#2 Updated by Wilson Snyder almost 2 years ago

  • Status changed from New to Resolved

The gate dedup logic was getting stuck, I added a recursion limit.

Fixed in git towards 3.881.

#3 Updated by Wilson Snyder almost 2 years ago

  • Subject changed from internal fault to Core dump due to gate dedup graph recursion

#4 Updated by Wilson Snyder over 1 year ago

  • Status changed from Resolved to Closed

In 3.882.

Also available in: Atom