Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issue #1097

Interface declaration typo gives a misleading internal error

Added by Todd Strader 10 months ago. Updated 9 months ago.

Status:
Closed
Priority:
Normal
Assignee:
Category:
Lint
% Done:

0%


Description

Instead of pointing out the bad interface instance declaration or the port map which uses the bogus interface, the interface declaration itself is called out.

Added t_intf_typo to demonstrate: https://github.com/toddstrader/verilator-intf-err-msg

We now get: %Error: Internal Error: t/t_intf_typo.v:6: ../V3LinkDot.cpp:336: Module/etc never assigned a symbol entry?

But no mention that fo_intf isn't a thing or that the_foo isn't the right type for foo in the port map.

History

#1 Updated by Wilson Snyder 10 months ago

  • Category set to Lint
  • Status changed from New to Resolved
  • Assignee set to Wilson Snyder

Fixed in git towards 3.889.

It still warns on the usage rather than the more obvious typo which it really should due to how it works to support an interface that is inside a generate that will later be decided to be "if"ed out.

#2 Updated by Wilson Snyder 9 months ago

  • Status changed from Resolved to Closed

In 3.890.

Also available in: Atom