Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Issue #1168

Is it possible to make "begin" keyword align with case expression?

Added by Enzo Chi over 2 years ago. Updated about 2 years ago.

Status:
Feature
Priority:
Normal
Assignee:
-
Category:
Indents
% Done:

0%


Description

We have coding style required the "begin" keyword has to align with the case expression:

Expected:
     case(sel)
         0:
         begin
             dout <= a;
         end

         ....
      endcase
But the verilog-mode always indent the "begin" as below:
     case(sel)
         0:
             begin
                 dout <= a;
             end

         ....
      endcase

indent_case.sv (1.43 KB) Enzo Chi, 05/26/2017 03:57 AM

History

#1 Updated by Wilson Snyder about 2 years ago

  • Category set to Indents
  • Status changed from New to Feature

I don't believe there is presently a setting for this.

Note the indentation code is mostly maintained/improved as patches are contributed. So, perhaps you would like to consider contributing a patch for this?

Also available in: Atom