New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Question: alignment(input wire autoinst) #1184
Comments
Original Redmine Comment There is no setting at present to change the indentation style of AUTO generated text. This would be very complicated and slow as it would need to make multiple passes to determine the proper spacing. I suggest living with what it does now. Otherwise, if you want to support this you will need to edit the lisp sources yourself, sorry. |
Original Redmine Comment I think it is not complicated, say for each line,you suppose jump 40 blank, if the signal name length (N) is less than 40, you add (40-N) blank, it will align |
Original Redmine Comment
|
I am interested to this too. I try to write this into the verilog-mode.el, but it does not work. Could you give more infor? |
Generally better not to comment on closed 5 year old issues. But: 1. The short answer is if you want to use code someone posted, it's on you to debug it ;) 2. The longer answer is already above "There is no setting at present to change the indentation style of AUTO generated text. This would be very complicated and slow as it would need to make multiple passes to determine the proper spacing. I suggest living with what it does now. Otherwise, if you want to support this you will need to edit the lisp sources yourself, sorry. |
Author Name: 波 王
Original Redmine Message: 2308 from https://www.veripool.org
now
After
How can i modify lisp ?
The text was updated successfully, but these errors were encountered: