Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Question: recognizing istances with speedbar #1284

Closed
veripoolbot opened this issue Mar 20, 2018 · 1 comment
Closed

Question: recognizing istances with speedbar #1284

veripoolbot opened this issue Mar 20, 2018 · 1 comment
Labels
question

Comments

@veripoolbot
Copy link
Collaborator

Author Name: antonio bergnoli
Original Redmine Message: 2524 from https://www.veripool.org

It woulld be nice if one can navigate a project tree finding istances easily as vhdl-mode does. Does anybody know if this is already possible?
@veripoolbot
Copy link
Collaborator Author

Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2018-03-20T13:15:43Z

The closest equivalent is verilog-goto-defun which will go to the submodule currently pointed at.

If you set verilog-highlight-modules t

and verilog-highlight-includes t

a mouse clock on a submodule or include will likewise jump.

There's nothing more at present, but contributions are welcome.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
question
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@veripoolbot