1 Bit signed values
For example having the port: "input signed a" will lead to the following error:
syntax error, unexpected IDENTIFIER, expecting '['
I don't know what the official Verilog spec is, but VCS does allow this. If this isn't allow, the error could be clearer.
Also available in: Atom