Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Issue #1311

Verilog::EditFiles misses module declarations where module keyword and module name are on separate lines

Added by Ben Rosser over 1 year ago. Updated over 1 year ago.

Status:
WillNotFix
Priority:
Normal
Assignee:
% Done:

0%


Description

I stumbled onto Verilog::EditFiles recently when looking for a tool that could split up a file and create one file per module. It's very neat!

However, I discovered an issue. I've been using it to post-process the output from a synthesis compiler, which-- for sufficiently long module names-- produces output with the name of the module on a separate line from the "module" keyword, like this:

module
     R3L1_prlp_policy_DATAWIDTH7_PTRWIDTH4_PREAMBLE3h5_NUM_CHANNELS11(

The EditFiles command misses this. It does not identify this as a module declaration and will then fail when it sees the next "endmodule", because it thinks it missed a declaration.

Our simulator (Cadence Incisive-- ius) thinks this is valid Verilog code, however, and the file containing module declarations of this form is properly interpreted.

I wrote some hacky Perl code to pre-process the file and clean up module declarations like this, which works. But it'd be nice if the EditFiles command could be fixed to handle this case correctly.

bug1311.patch View (1.52 KB) Wilson Snyder, 05/26/2018 12:00 PM

History

#1 Updated by Wilson Snyder over 1 year ago

  • File bug1311.patch View added
  • Status changed from New to WillNotFix
  • Assignee set to Wilson Snyder

Thanks for reporting this.

Attached is a patch to fix this. I think I won't be applying this, as I know some people simply copy and modify this code for themselves, and I'm reluctant to make the code more complicated. If some others see the same problem, I'll reconsider.

Also available in: Atom