Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

AUTOINST problem with text macros #1325

Closed
veripoolbot opened this issue Jul 18, 2018 · 1 comment
Closed

AUTOINST problem with text macros #1325

veripoolbot opened this issue Jul 18, 2018 · 1 comment

Comments

@veripoolbot
Copy link
Collaborator


Author Name: Joe Orth
Original Redmine Issue: 1325 from https://www.veripool.org


I have a module definition like:

module moduleA
(
input `pkg_rev_sym(pkgB,typeB) vara
);

NOTE: the text macro that is required because of our group's coding standards.

When I autoinst this, I get the following:

             .`pkg_rev_sym           (`pkg_rev_sym));

Showing up in the port list. I also get something similar that shows up when I do a .* expansion.

@veripoolbot
Copy link
Collaborator Author


Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2018-07-18T22:26:40Z


Verilog-mode does not in the general case handle any `defines, it's too difficult, sorry.

It seems like there's a standard name for your `defines, you could maintain a local copy of verilog-mode where you look for this define and skip over the contents; obviously this wouldn't be something that would work in general but might be ok for your purposes.

Another possible local hack is you could have emacs expand the define when it reads in, and write it back in the strange form, somewhat similar to how .* expands and saves.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

No branches or pull requests

1 participant