Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issue #1340

Constants split across lines

Added by George Cuan 3 months ago. Updated 3 months ago.

Status:
Closed
Priority:
Normal
Assignee:
% Done:

0%


Description

vhier is unable to parse RTL that contains constants that are split across lines. We see this in obfuscated code from 3rd party IP providers and we'd rather not edit the source RTL.

Example:

module splitconst #(
  parameter B=
              8
              'b
              1
              )(
              input logic [7:0]  a,
              output logic [7:0] y
              );

  assign y = a + B;

endmodule // splitconst

The output from vhier libext.sv splitconst.sv

%Error: splitconst.sv:6: syntax error, unexpected INTEGER NUMBER, expecting ')' or ','
%Error: splitconst.sv:9: syntax error, unexpected output, expecting IDENTIFIER or '=' or do or final
%Error: splitconst.sv:10: syntax error, unexpected ')', expecting ',' or ';'
Exiting due to errors

It compiles through vcs just fine.

Could you help? Thanks!

History

#1 Updated by Wilson Snyder 3 months ago

  • Status changed from New to Resolved
  • Assignee set to Wilson Snyder

Simple enough to fix; fixed in git towards 3.455.

Thanks for the good test case.

#2 Updated by George Cuan 3 months ago

Thanks for the amazingly quick response!

How do we get the release? My colleague didn't find a version 3.455 in git.

Thanks

#3 Updated by Wilson Snyder 3 months ago

It's at the head of the git tree.

#4 Updated by George Cuan 3 months ago

Thank you! It worked.

#5 Updated by Wilson Snyder 3 months ago

  • Status changed from Resolved to Closed

In 4.002.

Also available in: Atom