Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issue #1351

Support for loading stimulus from VCD file

Added by Clifford Wolf 11 months ago. Updated 3 months ago.

Status:
WillNotFix
Priority:
Low
Assignee:
-
Category:
Tests
% Done:

0%


Description

A feature that allows loading a stimulus from a VCD file would be great. One application I am interested in, and could use this feature for, is replaying formal counter example traces in simulation. (I realize this is probably a bigger task.)

History

#1 Updated by Wilson Snyder 11 months ago

  • Category set to Tests
  • Status changed from New to Feature

#2 Updated by Wilson Snyder 3 months ago

  • Status changed from Feature to WillNotFix

VCD stimulus applying isn't really directly related to Verilator, and unlikely would get to do this in the forseeable future, so closing out.

If someone would like to make a general tool (contributed to verilator or otherwise) that imports VCD and can apply to many simulators would love to see it.

Also available in: Atom