Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issue #1381

"Duplicate declaration of cell" diagnostic with missing location

Added by Al Grant 7 months ago. Updated 6 months ago.

Status:
Closed
Priority:
Normal
Assignee:
Category:
TranslationError
% Done:

0%


Description

Compiling a source file with declarations but no top module:
logic a;
results in an error with no location:
%Error: Duplicate declaration of cell: $unit
%Error: ... Location of original declaration
%Error: Exiting due to 1 error(s)
A diagnostic about no module definition might be reasonable, but this looks like Verilator has internally tried to do something twice that it should only do once and failed a self-check. A duplicate declaration diagnostic without locations for the declarations seems like a misdiagnosis.

History

#1 Updated by Wilson Snyder 7 months ago

  • Category set to TranslationError
  • Status changed from New to Resolved
  • Assignee set to Wilson Snyder

No reason for an error at all in this case, as code is legal.

Fixed in git towards 4.010.

#2 Updated by Wilson Snyder 6 months ago

  • Status changed from Resolved to Closed

In 4.010.

Also available in: Atom