Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issue #1388

Circular typedef causes infinite loop

Added by Al Grant 4 months ago. Updated 4 months ago.

Status:
Closed
Priority:
Normal
Assignee:
Category:
Lint
% Done:

0%


Description

Circular typedefs cause Verilator to hang in an infinite loop:
typedef A;
typedef A A;
or
typedef A;
typedef B A;
typedef A B;
With "--debugi 9" it prints endlessly.

Probably this would only ever occur with erroneous input.

History

#1 Updated by Wilson Snyder 4 months ago

  • Category set to Lint
  • Status changed from New to Resolved
  • Assignee set to Wilson Snyder

Thanks for the report.

Fixed in git towards 4.010.

#2 Updated by Wilson Snyder 4 months ago

  • Status changed from Resolved to Closed

In 4.010.

Also available in: Atom