You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2019-03-13T23:52:36Z
Two of the big three simulators do not appear to support select of concatenation of expressions, until they do I'm reluctant to add this as there are some complications. Perhaps someone else can provide a patch?
I added an error message that this is unsupported behavior versus a syntax error.
Original Redmine Comment
Author Name: Alexander Junk
Original Date: 2019-03-14T10:09:44Z
Wilson Snyder wrote:
Two of the big three simulators do not appear to support select of concatenation of expressions, until they do I'm reluctant to add this as there are some complications. Perhaps someone else can provide a patch?
I added an error message that this is unsupported behavior versus a syntax error.
Thank you. The design was exported to verilog from yosys, which apparently generated the unsupported statement. I did not know that indexing does not work on a concatenation directly which is why I opened an issue here as well. So it is definitely a problem with the generated verilog not the parser.
Author Name: Alexander Junk
Original Redmine Issue: 1408 from https://www.veripool.org
When trying to verilate multimux_out_2.v with
I get the error
The assignment that is not working is:
When I replace the concatenation with an intermediate signal, everything works.
Yosys Open SYnthesis Suite also crashes when trying to import the design.
See issue: [[https://github.com/YosysHQ/yosys/issues/870]]
The text was updated successfully, but these errors were encountered: