Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Vhier : Usage to display whole hierarchy of a pin or a port in a module or sub-module. #1463

Closed
veripoolbot opened this issue Jun 13, 2019 · 1 comment
Closed

Vhier : Usage to display whole hierarchy of a pin or a port in a module or sub-module. #1463

veripoolbot opened this issue Jun 13, 2019 · 1 comment
Labels
wontfix This will not be worked on

Comments

@veripoolbot
Copy link
Collaborator

Author Name: Utkarsh Khanna
Original Redmine Issue: 1463 from https://www.veripool.org

Original Assignee: Utkarsh Khanna

Suppose I have a verilog file with modules and lots of sub modules and also with pins inside the submodule.
I want to display the whole address of the pin or port input by user
@veripoolbot
Copy link
Collaborator Author

Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2019-06-14T01:14:39Z

This is not supported by vhier, and is unlikely to be added in the future, sorry. To do this you'd need to write your own perl program that uses the Verilog::Netlist package.

@veripoolbot veripoolbot added the wontfix This will not be worked on label Mar 14, 2020
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
wontfix This will not be worked on
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@veripoolbot