Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

How to get no `line pragmas in preprocessor #1473

Closed
veripoolbot opened this issue Jun 26, 2019 · 2 comments
Closed

How to get no `line pragmas in preprocessor #1473

veripoolbot opened this issue Jun 26, 2019 · 2 comments
Labels
resolution: no fix needed Closed; no fix required (not a bug)

Comments

@veripoolbot
Copy link
Contributor


Author Name: Aliaksei Chapyzhenka
Original Redmine Issue: 1473 from https://www.veripool.org


As I understand, Verilator preprocessor inserts line pragmas instead of include and other directives.
It can appear in any place of the Verilog code and it makes Verilog parser job harder.
Example: tree-sitter/tree-sitter-verilog#18
Could we have a preprocessor option to disable `line insertion?

@veripoolbot
Copy link
Contributor Author


Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2019-06-26T22:42:28Z


Please see the -P option in the manual.

If you're writing a parser, you might want to consider handling `line for your error tracking, otherwise it will be difficult for your users to know where to fix their code.

@veripoolbot
Copy link
Contributor Author


Original Redmine Comment
Author Name: Aliaksei Chapyzhenka
Original Date: 2019-06-26T23:57:50Z


Wilson Snyder wrote:

Please see the -P option in the manual.

If you're writing a parser, you might want to consider handling `line for your error tracking, otherwise it will be difficult for your users to know where to fix their code.

Great. Thank you.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
resolution: no fix needed Closed; no fix required (not a bug)
Projects
None yet
Development

No branches or pull requests

1 participant