New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
replacing parameter with actual values #1498
Comments
Original Redmine Comment |
Original Redmine Comment Wilson Snyder wrote: Hi Wilson, I dont want to propogate the parameters to pin, in the internal module we do have parameters Thx, |
Original Redmine Comment Ah, try this:
|
Author Name: Ronen ddd
Original Redmine Issue: 1498 from https://www.veripool.org
is it a way to use the verilog-mode to parse the instance module and use actual signal values and not parameters ?
same way that it replace 'define with actual values
instead of:
.rresp_0 (rresp_0[AXI_RESPW-1:0]), // Templated
use
.rresp_0 (rresp_0[2:0]),
Thanks
The text was updated successfully, but these errors were encountered: