Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Issue #1516

Wrong indentation after SV streaming statement

Added by Enze Chi 4 months ago. Updated about 1 month ago.

Status:
Confirmed
Priority:
Normal
Assignee:
-
Category:
Indents
% Done:

0%


Description

I just found wrong indentation after SV streaming state

    module test (input logic clk,
                 input logic a,
                 output logic c,
                 output byte  d[4]);

        always_ff @(posedge clk) begin
            if (a == 1'b1) begin
                data <= {<<byte{$urandom()}};
            c <= data[1] > 8'h0f;
        end
        end
    endmodule // test

The expected indentation should be:

module test (input logic clk,
             input logic a,
             output logic c,
             output byte  d[4]);

    always_ff @(posedge clk) begin
        if (a == 1'b1) begin
            data <= {<<byte{$urandom()}};
            c <= data[1] > 8'h0f;
        end
    end
endmodule // test

wrong-streaming-indent.sv (299 Bytes) Enze Chi, 09/24/2019 11:51 AM

History

#1 Updated by Wilson Snyder about 1 month ago

  • Category set to Indents
  • Status changed from New to Confirmed

Perhaps someone would like to contribute a patch?

Also available in: Atom