Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Improve --protect-lib performance #1520

Open
veripoolbot opened this issue Sep 24, 2019 · 0 comments
Open

Improve --protect-lib performance #1520

veripoolbot opened this issue Sep 24, 2019 · 0 comments
Assignees
Labels
area: performance Issue involves performance issues area: usability Issue involves general usability effort: days Expect this issue to require roughly days of invested effort to resolve type: feature-non-IEEE Request to add new feature, outside IEEE 1800

Comments

@veripoolbot
Copy link
Contributor


Author Name: Todd Strader (@toddstrader)
Original Redmine Issue: 1520 from https://www.veripool.org

Original Assignee: Todd Strader (@toddstrader)


Some possibilities:

  • Detect cones of logic and only fetch the outputs that are affected by a given input
  • Detect sequential outputs and only send inputs on clock edges
  • Detect posedge/negedge only sequential outputs so we don't have to update on every clock edge
@veripoolbot veripoolbot added area: performance Issue involves performance issues area: usability Issue involves general usability effort: days Expect this issue to require roughly days of invested effort to resolve type: feature-non-IEEE Request to add new feature, outside IEEE 1800 labels Dec 22, 2019
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
area: performance Issue involves performance issues area: usability Issue involves general usability effort: days Expect this issue to require roughly days of invested effort to resolve type: feature-non-IEEE Request to add new feature, outside IEEE 1800
Projects
None yet
Development

No branches or pull requests

2 participants