Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Issue #1555

Asynchronous reset logic is inconsistent with rtl

Added by w z about 1 month ago. Updated 14 days ago.

Status:
NoFixNeeded
Priority:
Normal
Assignee:
Category:
TranslationError
% Done:

0%


Description

hi, On RTL, asynchronous reset does not require a falling edge to trigger the initial value.verilaror is inconsistent with rtl.please check.

v2c reset error.png View (35.2 KB) w z, 10/15/2019 08:45 AM

History

#1 Updated by Todd Strader about 1 month ago

See --x-initial-edge. I think that may resolve your problem.

#2 Updated by w z about 1 month ago

great´╝îthanks very much for your help

#3 Updated by Wilson Snyder 14 days ago

  • Status changed from New to NoFixNeeded

Also available in: Atom