Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Asynchronous reset logic is inconsistent with rtl #1555

Closed
veripoolbot opened this issue Oct 15, 2019 · 2 comments
Closed

Asynchronous reset logic is inconsistent with rtl #1555

veripoolbot opened this issue Oct 15, 2019 · 2 comments
Assignees
Labels
resolution: no fix needed Closed; no fix required (not a bug)

Comments

@veripoolbot
Copy link
Contributor


Author Name: w z
Original Redmine Issue: 1555 from https://www.veripool.org

Original Assignee: Todd Strader (@toddstrader)


hi,
On RTL, asynchronous reset does not require a falling edge to trigger the initial value.verilaror is inconsistent with rtl.please check.

@veripoolbot
Copy link
Contributor Author


Original Redmine Comment
Author Name: Todd Strader (@toddstrader)
Original Date: 2019-10-15T11:00:39Z


See --x-initial-edge. I think that may resolve your problem.

@veripoolbot
Copy link
Contributor Author


Original Redmine Comment
Author Name: w z
Original Date: 2019-10-16T01:05:14Z


great,thanks very much for your help

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
resolution: no fix needed Closed; no fix required (not a bug)
Projects
None yet
Development

No branches or pull requests

2 participants