Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add interface port visibility in traces #1594

Closed
veripoolbot opened this issue Nov 8, 2019 · 3 comments
Closed

Add interface port visibility in traces #1594

veripoolbot opened this issue Nov 8, 2019 · 3 comments
Assignees
Labels
resolution: fixed Closed; fixed

Comments

@veripoolbot
Copy link
Contributor


Author Name: Todd Strader (@toddstrader)
Original Redmine Issue: 1594 from https://www.veripool.org

Original Assignee: Todd Strader (@toddstrader)


See:
https://github.com/toddstrader/verilator-dev/tree/iface-vcd

Users should not have to know where an interface was instantiated to pull it up in the trace. This adds the interface "module" everywhere there is an interface port. I extended t_interface1_modport_trace to check the VCD and added t_interface1_modport_trace_fst for the FST.

Please let me know what you think. I'm ready to squash and push this one once reviewed.

@veripoolbot
Copy link
Contributor Author


Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2019-11-08T12:06:23Z


Good idea.

Only nit is to put braces around the iteration and reorder a bit to clarify how you are save/restoring the variables. e.g.

         // Stash the signal state because we're going to go through another VARSCOPE
         AstVarScope* traVscp = m_traVscp;
         AstNode* traValuep = m_traValuep;
         {
             m_traVscp = NULL;
             m_traValuep = NULL;
             m_ifShowname = m_traShowname;
             m_traShowname = "";
             iterate(nodep->ifacep());
             m_traShowname = m_ifShowname;
             m_ifShowname = "";
         }
         m_traVscp = traVscp;
         m_traValuep = traValuep;

Then feel free to squash push.

@veripoolbot
Copy link
Contributor Author


Original Redmine Comment
Author Name: Todd Strader (@toddstrader)
Original Date: 2019-11-08T14:02:35Z


Done.

@veripoolbot
Copy link
Contributor Author


Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2019-11-10T19:28:22Z


In 4.022.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
resolution: fixed Closed; fixed
Projects
None yet
Development

No branches or pull requests

2 participants