Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Interface parameter circular assignment succeeds where it should not #1626

Open
veripoolbot opened this issue Dec 6, 2019 · 2 comments
Open

Interface parameter circular assignment succeeds where it should not #1626

veripoolbot opened this issue Dec 6, 2019 · 2 comments
Labels
area: data-types Issue involves data-types area: lint Issue involves SystemVerilog lint checking effort: days Expect this issue to require roughly days of invested effort to resolve

Comments

@veripoolbot
Copy link
Contributor

Author Name: Driss Hafdi
Original Redmine Issue: 1626 from https://www.veripool.org

Verilator seems to allow a circular parameter assignment between two interfaces defined in the same scope. This diff (drissos@c8f24e9) includes a small testbench that can reliably reproduce this issue.
@veripoolbot
Copy link
Contributor Author

Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2019-12-06T22:46:36Z

Thanks for the test. This might be a consequence of how elaboration mis-works (#�), but will take a look.

@veripoolbot
Copy link
Contributor Author

Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2019-12-07T18:49:56Z

Pushed the test_regress/t/t_itnerface_param_loop_bad.v test with an unsupported() tag (so doesn't run).

@veripoolbot veripoolbot added area: data-types Issue involves data-types area: lint Issue involves SystemVerilog lint checking effort: days Expect this issue to require roughly days of invested effort to resolve labels Dec 22, 2019
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
area: data-types Issue involves data-types area: lint Issue involves SystemVerilog lint checking effort: days Expect this issue to require roughly days of invested effort to resolve
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@veripoolbot