Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Internal error with packed arrays #176

Closed
veripoolbot opened this issue Nov 4, 2009 · 4 comments
Closed

Internal error with packed arrays #176

veripoolbot opened this issue Nov 4, 2009 · 4 comments
Assignees
Labels
resolution: fixed Closed; fixed type: feature-IEEE Request to add new feature, described in IEEE 1800

Comments

@veripoolbot
Copy link
Contributor


Author Name: Byron Bradley (@bbradley)
Original Redmine Issue: 176 from https://www.veripool.org
Original Date: 2009-11-04
Original Assignee: Wilson Snyder (@wsnyder)


Commit 4c26792 (not in a release yet) caused a problem with packed arrays. The attached testcase fails with:

  %Error: Internal Error: t/t_multidim_packed.v:14: ../V3Ast.cpp:346: Adding list to non-list op1

The code causing the problem is:

  reg [3:0] [7:0] arr;

The test passes on the commit before 4c26792.

@veripoolbot
Copy link
Contributor Author


Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2009-11-05T03:56:28Z


BTW

reg [3:0] [7:0] arr;

Is SV format, vs

reg [3:0] arr [7:0];

which works fine. I'm surprised it ever worked!

@veripoolbot
Copy link
Contributor Author


Original Redmine Comment
Author Name: Byron Bradley (@bbradley)
Original Date: 2009-11-05T11:45:03Z


Hmm, maybe it didn't. The testcase is enough to provoke the compiler error, but in the working version the array didn't behave as I expected it to. I'll try and get the testcase working on another simulator to check.

@veripoolbot
Copy link
Contributor Author


Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2009-11-05T11:51:08Z


Don't bother updating the test; last night I already did it, I just need to get a chance to get it working on verilator.

@veripoolbot
Copy link
Contributor Author


Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2009-11-05T14:59:06Z


Fixed in 700c1f8.

BTW I renamed the test t_mem_packed.* as it's like the other t_mem tests.

@veripoolbot veripoolbot added resolution: fixed Closed; fixed type: feature-IEEE Request to add new feature, described in IEEE 1800 labels Dec 22, 2019
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
resolution: fixed Closed; fixed type: feature-IEEE Request to add new feature, described in IEEE 1800
Projects
None yet
Development

No branches or pull requests

2 participants