You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Author Name: Byron Bradley (@bbradley)
Original Redmine Issue: 201 from https://www.veripool.org
Original Date: 2010-01-11
Original Assignee: Wilson Snyder (@wsnyder)
If an implicit signal appears in both branches of a generate(if...else), Verilator fails with:
%Error: t/t_gen_if.v:28: Duplicate declaration of signal: imp
%Error: t/t_gen_if.v:22: ... Location of original declaration
Attached is a patch to show this in t_gen_if although I wasn't sure how to fix this. I considered only creating a new symbol table if we aren't in a generate but this breaks explicit signals, we could probably keep track of the last symbol table outside a generate and add implicit signals there but this would still show the incorrect line numbers for the variable.
The text was updated successfully, but these errors were encountered:
Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2010-01-11T17:36:21Z
It shouldn't have made the duplicate - it's a bug in the signal getting properly created under the module, but the symtable entry being under the generate rather than module.
Author Name: Byron Bradley (@bbradley)
Original Redmine Issue: 201 from https://www.veripool.org
Original Date: 2010-01-11
Original Assignee: Wilson Snyder (@wsnyder)
If an implicit signal appears in both branches of a generate(if...else), Verilator fails with:
Attached is a patch to show this in t_gen_if although I wasn't sure how to fix this. I considered only creating a new symbol table if we aren't in a generate but this breaks explicit signals, we could probably keep track of the last symbol table outside a generate and add implicit signals there but this would still show the incorrect line numbers for the variable.
The text was updated successfully, but these errors were encountered: