Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Verilog-mode support for the `elsif directive #203

Closed
veripoolbot opened this issue Jan 13, 2010 · 2 comments
Closed

Verilog-mode support for the `elsif directive #203

veripoolbot opened this issue Jan 13, 2010 · 2 comments
Labels
indents

Comments

@veripoolbot
Copy link
Collaborator

Author Name: Shankar Giri
Original Redmine Issue: 203 from https://www.veripool.org
Original Date: 2010-01-13
Original Assignee: Michael McNamara

Noticed that while ifdef, else and endif indents properly, elsif did not. Hence modified verilog-mode.el to support `elsif indentation. Patch attached.
@veripoolbot
Copy link
Collaborator Author

Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2010-01-13T11:44:32Z

Wow, surprised no one noticed that until now. Thanks for the patch, that always helps a lot. I'll let Mac apply it as it's his half.

@veripoolbot
Copy link
Collaborator Author

Original Redmine Comment
Author Name: Michael McNamara
Original Date: 2010-04-10T22:57:33Z

Thanks, Shankar Giri!

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
indents
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@veripoolbot