Support assignment between packed arrays with different dimensions #207
Labels
resolution: fixed
Closed; fixed
type: feature-IEEE
Request to add new feature, described in IEEE 1800
Author Name: Byron Bradley (@bbradley)
Original Redmine Issue: 207 from https://www.veripool.org
Original Date: 2010-01-19
Original Assignee: Byron Bradley (@bbradley)
Verilator doesn't support:
Slice support in issue #170 comes very close to this. Remove the checks to detect it as an error and it just needs to figure out that it is packed and to set the bits in the Sel node on data_conc appropriately for each element in data. This probably needs a very strict check that the number of packed bits is equal on both sides.
The text was updated successfully, but these errors were encountered: