New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
vhier - ignore encrypted files #266
Comments
Original Redmine Comment It already should ignore `protected. Can you send a small example? (Truncate away, since the data shouldn't matter.) |
Original Redmine Comment I've reduced it down to 2 files. The problem is the auto-generated nios.v file which includes multiple modules and a testbench at the end of the file. Just before the testbench module, there were a lot of include statements (one of which includes np0_cpu.v and it happens to be encrypted). This happens to be in a section of code delimited by "// synthesis translate_off" and "// synthesis translate_on" and in this case could be ignored by vhier. Hope this help. Thanks, |
Original Redmine Comment This code simply I don't understand how any simulator would understand what to do with it; if you find the standard that defines how to deal with this, let me know. Meanwhile I'd suggest adding a BTW I deleted the attachments from the site because they were copyrighted. |
Original Redmine Comment Not a bug here. |
Author Name: Tim Warkentin (@twarkent)
Original Redmine Issue: 266 from https://www.veripool.org
Original Date: 2010-06-15
Original Assignee: Wilson Snyder (@wsnyder)
Is there a way for vhier to ignore encrypted .v files? We are using IP from a 3rd party that's been encrypted and vhier generates the following error:
Error: Unterminated string
Stopped at /usr/lib64/perl5/Verilog/Parser.pm line 173
Thanks
The text was updated successfully, but these errors were encountered: