We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author Name: Pierre-David Pfister Original Redmine Issue: 286 from https://www.veripool.org
Hi, Classes are not indented when declared in a package.
package toto; class titi; endclass endpackage
Should rather be, in my opinion:
Thanks, Pierre
I'm using version 639 of Verilog mode.
The text was updated successfully, but these errors were encountered:
Add `verilog-indent-class-inside-pkg' and fix indentation of classes …
a808b94
…inside packages (#286) (#1769). * verilog-mode.el (verilog-defun-no-class-re, verilog-do-indent) (verilog-end-defun-no-class-re, verilog-indent-class-inside-pkg) (verilog-mode, verilog-submit-bug-report) (verilog-zero-indent-no-class-re): Add `verilog-indent-class-inside-pkg' and fix indentation of classes inside packages (#286) (#1769). Reported by Gonzalo Larumbe. Signed-off-by: Gonzalo Larumbe <gonzalomlarumbe@gmail.com>
No branches or pull requests
Author Name: Pierre-David Pfister
Original Redmine Issue: 286 from https://www.veripool.org
Hi,
Classes are not indented when declared in a package.
package toto;
class titi;
endclass
endpackage
Should rather be, in my opinion:
package toto;
class titi;
endclass
endpackage
Thanks,
Pierre
I'm using version 639 of Verilog mode.
The text was updated successfully, but these errors were encountered: