Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issue #376

Support "parameter type"

Added by Wilson Snyder almost 6 years ago. Updated about 1 year ago.

Status:
Closed
Priority:
Normal
Assignee:
Category:
Unsupported
% Done:

0%


Description

Tracking issue to support SystemVerilog "parameter type". I did some front end work on it, it is now being worked by Matt Reilly.

History

#1 Updated by Wilson Snyder about 5 years ago

Iztok Jeras contributed a test, see bug480.

#2 Updated by Ricardo Cassia over 3 years ago

Hello. I would first like to thank you for working on this issue. I wonder if this feature will be included in some near future releases of Verilator.

#3 Updated by Wilson Snyder over 1 year ago

  • Status changed from Feature to Resolved
  • Assignee set to Wilson Snyder

Fixed in git towards 3.883.

#4 Updated by Wilson Snyder about 1 year ago

  • Status changed from Resolved to Closed

In 3.884.

Also available in: Atom