Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

"force bitvector" attribute #402

Closed
veripoolbot opened this issue Oct 25, 2011 · 4 comments
Closed

"force bitvector" attribute #402

veripoolbot opened this issue Oct 25, 2011 · 4 comments
Labels
area: invoking/options Issue involves options passed to Verilator resolution: fixed Closed; fixed

Comments

@veripoolbot
Copy link
Contributor

Author Name: Stefan Wallentowitz (@wallento)
Original Redmine Issue: 402 from https://www.veripool.org
Original Date: 2011-10-25

Hi,

I recently verilated our own Network-on-Chip implementation. For interaction between the system and the uut pins I created a transactor for SystemC TLM.
The problem, that came up, is that the interface has valid and ready signals. Their width is determined by the number of virtual channels which is a parameter to the module. Apparently I now have different module interfaces, namely a Mesh_v1 and Mesh_v2 version for one and two channels respectively. The interface ports are then of type bool and vluint32_t. As the transactor should be used with each version, I came up with the idea to force certain ports to be of type sc_bv. This also makes life easier in the transactor itself.
As the command line switches did not provide the required behavior (I want to keep other signals as vluint64_t), I created a simple patch, that you can please find attached.

Please comment on the patch, whether it makes sense in your opinion and how it may be improved.

Thanks in advance!

Bye,
Stefan
@veripoolbot
Copy link
Contributor Author

Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2011-10-25T13:02:34Z

Nice work.

First, can you call it "verilator sc_bv", as it is similar to sc_clock?

Also, please update the bin/verilator file to document it (similar to sc_clock). You might note that sc_bv's are much slower than integers, so you're hurting performance every time you use this.

Finally, use it in a test, for example add a line using it to test_regress/t_var_pinsizes.v and test_regress/t_var_pinsizes.cpp. (Run it with test_regress/t_var_pinsizes.pl)

If these are acceptable can you post a new post and I'll apply it?

@veripoolbot
Copy link
Contributor Author

Original Redmine Comment
Author Name: Stefan Wallentowitz (@wallento)
Original Date: 2011-10-26T09:01:57Z

Thanks for the feedback.
Of course I changed the name, added documentation to bin/verilator and updated the respective regression files.

Hope I did everything right.

Bye,
Stefan

@veripoolbot
Copy link
Contributor Author

Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2011-10-26T12:57:46Z

Looks good, thanks for patching! Moved a few lines to keep things sorted, but that's it.

In git towards 3.825.

@veripoolbot
Copy link
Contributor Author

Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2011-11-27T15:44:55Z

In 3.830.

@veripoolbot veripoolbot added area: invoking/options Issue involves options passed to Verilator resolution: fixed Closed; fixed labels Dec 22, 2019
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
area: invoking/options Issue involves options passed to Verilator resolution: fixed Closed; fixed
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@veripoolbot