Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

space in always @(* ) causes internal error #404

Closed
veripoolbot opened this issue Oct 25, 2011 · 2 comments
Closed

space in always @(* ) causes internal error #404

veripoolbot opened this issue Oct 25, 2011 · 2 comments
Assignees
Labels
area: parser Issue involves SystemVerilog parsing resolution: fixed Closed; fixed

Comments

@veripoolbot
Copy link
Contributor


Author Name: Jeremy Bennett (@jeremybennett)
Original Redmine Issue: 404 from https://www.veripool.org
Original Date: 2011-10-25
Original Assignee: Wilson Snyder (@wsnyder)


Verilator fails with a flex scanner internal error if there is a space before the closing parenthesis in @Always @(*)@. Attached example program @always_at.v@.

// reproducer for the always @(*) bug.
// invocation: verilator -cc  always_at.v
module always_at(input wire foo, output wire bar);
  always @(* )
     bar = foo;
endmodule // always_at

Output from running Verilator

$ verilator -cc always_at.v 
%Error: always_at.v:9: EOF in (*
fatal flex scanner internal error--end of buffer missed
%Error: Command Failed _instdir_/verilator/verilator_bin -cc always_at.v

@veripoolbot
Copy link
Contributor Author


Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2011-10-25T22:11:26Z


You were beaten in reporting this by a few hours, see #�.

Fixed in git towards 3.824.

@veripoolbot
Copy link
Contributor Author


Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2011-10-25T23:11:09Z


In 3.824, just released.

@veripoolbot veripoolbot added area: parser Issue involves SystemVerilog parsing resolution: fixed Closed; fixed labels Dec 22, 2019
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
area: parser Issue involves SystemVerilog parsing resolution: fixed Closed; fixed
Projects
None yet
Development

No branches or pull requests

2 participants