Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

net widths not absolute #453

Closed
veripoolbot opened this issue Mar 8, 2012 · 2 comments
Closed

net widths not absolute #453

veripoolbot opened this issue Mar 8, 2012 · 2 comments
Labels
wontfix This will not be worked on

Comments

@veripoolbot
Copy link
Collaborator


Author Name: Devendra Singh
Original Redmine Issue: 453 from https://www.veripool.org
Original Date: 2012-03-08


If the net widths are declared as function of some parameters then the widths when accessed with net->width is not absolute.
Since a module can have any instance with different parameter values foe each instance. I would be helpful if the vector widths are absolute.
Hope I am not missing something here and not confusing a feature as an issue.

@veripoolbot
Copy link
Collaborator Author


Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2012-03-08T17:38:51Z


What you describe requires elaboration, which is not something Verilog-Perl is intended to do as it requires almost full language evaluation.

See [[Manual-verilog-perl#Verilog_Perl__which_parser_package]] Which Parser Package for alternatives. I'll make it clearer there what has elaboration (Verilator and VPI).

@veripoolbot
Copy link
Collaborator Author


Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2012-03-08T17:58:57Z


Added a FAQ there too.

@veripoolbot veripoolbot added the wontfix This will not be worked on label Mar 14, 2020
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
wontfix This will not be worked on
Projects
None yet
Development

No branches or pull requests

1 participant