You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
The SystemVerilog feature "Parameter type" is not yet supported, I created a test for it. The provided test creates various instances of a module where one of the ports has a parameterized type. This parameter is different for each module instance. Modules report back the width of the parameterized port, this width is then used to check if the tested feature works as expected.
The next example can be used to test the feature: test_regress/t/t_parameter_type.v
the test can be found at (branch test_sv): https://github.com/jeras/verilator
Regards,
Iztok Jeras
The text was updated successfully, but these errors were encountered:
Author Name: Iztok Jeras (@jeras)
Original Redmine Issue: 480 from https://www.veripool.org
Original Date: 2012-04-08
Hi,
The SystemVerilog feature "Parameter type" is not yet supported, I created a test for it. The provided test creates various instances of a module where one of the ports has a parameterized type. This parameter is different for each module instance. Modules report back the width of the parameterized port, this width is then used to check if the tested feature works as expected.
The next example can be used to test the feature: test_regress/t/t_parameter_type.v
the test can be found at (branch test_sv): https://github.com/jeras/verilator
Regards,
Iztok Jeras
The text was updated successfully, but these errors were encountered: