You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Author Name: Krzysztof Jankowski
Original Redmine Issue: 642 from https://www.veripool.org
Original Date: 2013-05-10
Original Assignee: Wilson Snyder (@wsnyder)
parameter SIZE = 4;
logic[SIZE:1][3:0] delay;
genvar i;
generate
for (i = 2; i < (SIZE+1); i++)
begin
always_ff @(posedge clock)
begin
delay[i][3:0] <= delay[i-1][3:0];
end
end
endgenerate
always_comb datao = delay[SIZE][3:0];
Above code snippet doesn't compile, verilator quits with error
??%Error: Internal Error: test2.sv:20: ../V3Ast.cpp:343: Adding already linked node.??
It works fine with delay[SIZE-1:0][3:0]. Full code attached.
The text was updated successfully, but these errors were encountered:
Author Name: Krzysztof Jankowski
Original Redmine Issue: 642 from https://www.veripool.org
Original Date: 2013-05-10
Original Assignee: Wilson Snyder (@wsnyder)
Above code snippet doesn't compile, verilator quits with error
??%Error: Internal Error: test2.sv:20: ../V3Ast.cpp:343: Adding already linked node.??
It works fine with delay[SIZE-1:0][3:0]. Full code attached.
The text was updated successfully, but these errors were encountered: