You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Author Name: Kevin Thompson
Original Redmine Issue: 868 from https://www.veripool.org
Original Date: 2015-01-07
Original Assignee: Wilson Snyder (@wsnyder)
I inherited a number of Verilog files that I need to convert to SystemC. For some reason the port list is in the old Verilog format but then uses new SytemVerilog interfaces. I have produced a very stripped down example below that mimics this and I compiled it with unused, undriven warnings suppressed:
Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2015-01-17T20:38:08Z
Thanks for the test case. Surprisingly it looks like Verilog-Perl's parser that should handle almost everything gets this wrong too, so verilator inherited it.
Author Name: Kevin Thompson
Original Redmine Issue: 868 from https://www.veripool.org
Original Date: 2015-01-07
Original Assignee: Wilson Snyder (@wsnyder)
I am receiving the following error:
syntax error, unexpected '.', expecting IDENTIFIER
I inherited a number of Verilog files that I need to convert to SystemC. For some reason the port list is in the old Verilog format but then uses new SytemVerilog interfaces. I have produced a very stripped down example below that mimics this and I compiled it with unused, undriven warnings suppressed:
If the `define is uncommented, the error that I specified before is generated.
The text was updated successfully, but these errors were encountered: