Comments not retained properly for last input/output declaration #917
Comments
|
Original Redmine Comment Attaching the verilog file as well |
|
Original Redmine Comment I agree this is wrong, but unfortunately I don't see a straightforward way to fix it given the internal design. The problem is without a terminating , or ), the parser cannot know that a variable declaration has occurred, and until that happens it likewise can't attach a comment. Ideally comments could be ordered with the parser, but that would need a fundamental redesign. If you know each comment is one line, you could use the filename and lineno attribute of each signal to read the specified filename and grab comments from that lineno, or make a custom comment callback to collect all the comments. Sorry. Leaving it open in case some solution comes to me. |
|
Original Redmine Comment Figured out how to work around this for the common cases. Fixed in git towards 3.413. |
|
Original Redmine Comment In 3.414. |
Author Name: Raj G
Original Redmine Issue: 917 from https://www.veripool.org
Original Date: 2015-05-08
Consider the following example
module top(
input wire a, // First
output wire b // Second
);
// Third
endmodule
When I try to display the comments of each port/net, then it displays incorrectly.
Attached is the script that I used
The output of this script is as shown below
a Comment = // First
b Comment = // Third
As you can see, the comment is displayed as // Third, instead of // Second.
I'm using version 3.412
The text was updated successfully, but these errors were encountered: