Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Issue #988

Misalignment of labeled assertions inside if...else...

Added by Bernd Beuster over 4 years ago. Updated over 2 years ago.

Status:
Confirmed
Priority:
Normal
Assignee:
-
Category:
Indents
% Done:

0%


Description

verilog-version 2015-09-21-d3012e9-vpo

test_case_expected.sv - Expected case. (192 Bytes) Bernd Beuster, 10/30/2015 10:53 AM

test_case_failed.sv - After verilog-indent-buffer. (193 Bytes) Bernd Beuster, 10/30/2015 10:53 AM

History

#1 Updated by Wilson Snyder over 2 years ago

  • Category set to Indents
  • Status changed from New to Confirmed

Still a problem, perhaps someone would like to contribute a patch?

Also available in: Atom