General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Project Status Priority Subject Assignee Updated
1567 Verilator Feature Normal Cocotb Integration 10/17/2019 10:43 PM
1566 Verilator Confirmed Normal FST dumping is slow 10/17/2019 10:39 PM
1544 Verilator Confirmed Low Improve readme 10/06/2019 02:36 PM
1543 Verilator Feature Normal Improve performance of icache 10/06/2019 01:23 PM
1542 Verilator Feature Normal Improve performance of bit operations by vectorizing 10/06/2019 01:24 PM
1541 Verilator Feature Normal Support unpacked structs 10/06/2019 01:24 PM
1540 Verilator Feature Normal Improve internal elaboration algorithm 10/06/2019 01:00 PM
1539 Verilator Feature Normal Improve internals of inliner 10/06/2019 12:54 PM
1538 Verilator Feature Normal Support full UVM parsing and XML dump 10/06/2019 01:26 PM
1537 Verilator Feature Low Support FST structure tracing w/GTKwave 10/06/2019 12:31 PM
1487 Verilator Closed Normal New WIDTH warnings on genvars Todd Strader 08/29/2019 11:15 PM
1248 Verilator Closed Normal Large structures expose GCC/clang compile time bug Wilson Snyder 01/02/2018 11:14 PM
1200 Verilog-Perl Closed Normal Concat parsing issue 09/09/2017 01:56 AM
1174 Verilator Closed Normal Shift gives VL_SHIFTR_IIW not declared Wilson Snyder 06/22/2017 10:37 PM
955 Verilog-mode Confirmed Normal End mis-indents with sized replication Alex Reed 03/26/2018 08:48 PM
838 Verilog-mode Confirmed Normal randsequence misindented 11/19/2017 01:17 PM
621 Verilator Closed Normal Enable duplicate gate elimination in ~3.848. 06/02/2013 06:54 PM
604 Verilator Closed Normal -x-initial-edge breaks with logic bug fix Jeremy Bennett 01/17/2013 12:21 PM
582 Verilog-Perl Closed Normal rt81501: Test failures due to hash randomisation in perl 5.17.6 Wilson Snyder 11/28/2012 01:47 PM
459 Verilog-Perl Closed Normal Comment starting line number wrong Wilson Snyder 05/04/2012 09:51 PM
382 Verilog-mode Closed Normal Support UVM Wilson Snyder 09/07/2011 04:34 PM
379 Verilator Feature Normal Support dynamic memory new and delete 03/02/2012 11:42 PM
378 Verilator Feature Normal Support properties and assertions 03/02/2012 11:42 PM
377 Verilator Feature Normal Support classes and methods 02/06/2016 11:16 PM
376 Verilator Closed Normal Support "parameter type" Wilson Snyder 05/19/2016 01:17 AM
(1-25/62) Per page: 25, 100

Also available in: Atom CSV